**OPA3680**

**Triple, Wideband, Voltage-Feedback OPERATIONAL AMPLIFIER With Disable**

**FEATURES**
- WIDEBAND +5V OPERATION: 220MHz (G = +2)
- HIGH OUTPUT CURRENT: 150mA
- OUTPUT VOLTAGE SWING: ±4.0V
- HIGH SLEW RATE: 1800V/µs
- LOW SUPPLY CURRENT: 6.4mA/ch
- LOW DISABLED CURRENT: 300µA/ch
- ENABLE/DISABLE TIME: 25ns/100ns

**APPLICATIONS**
- VIDEO LINE DRIVING
- xDSL LINE DRIVER
- HIGH-SPEED IMAGING CHANNELS
- ADC BUFFERS
- PORTABLE INSTRUMENTS
- TRANSMEMDANCE AMPLIFIERS
- ACTIVE FILTERS

**DESCRIPTION**

The OPA3680 represents a major step forward in unity gain stable, voltage-feedback op amps. A new internal architecture provides slew rate and full power bandwidth previously found only in wideband current-feedback op amps. A new output stage architecture delivers high currents with a minimal headroom requirement. These give exceptional single-supply operation. Using a single +5V supply, the OPA3680 can deliver a 1V to 4V output swing with over 80mA drive current and 150MHz bandwidth. This combination of features makes the OPA3680 an ideal RGB line driver or single-supply ADC input driver.

The OPA3680’s low 6.4mA/ch supply current is precisely trimmed at 25°C. This trim, along with low temperature drift, guarantees lower maximum supply current than competing products. System power may be reduced further using the optional disable control pin. Leaving this disable pin open, or holding it high, will operate the OPA3680 normal. If pulled low, the OPA3680 supply current drops to less than 300µA/ch while the output goes into a high impedance state. This feature may be used for either power savings or to implement video MUX applications.

**OPA3680 RELATED PRODUCTS**

<table>
<thead>
<tr>
<th></th>
<th>SINGLES</th>
<th>DUALS</th>
<th>TRIPLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Feedback</td>
<td>OPA680</td>
<td>OPA2680</td>
<td>OPA3680</td>
</tr>
<tr>
<td>Current Feedback</td>
<td>OPA681</td>
<td>OPA2681</td>
<td>OPA3681</td>
</tr>
<tr>
<td>Fixed Gain</td>
<td>OPA682</td>
<td>OPA2682</td>
<td>OPA3682</td>
</tr>
</tbody>
</table>

---

**Buffered Analog Delay Line (100ns)**

- International Airport Industrial Park • Mailing Address: PO Box 1400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
- Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

©1998 Burr-Brown Corporation
### SPECIFICATIONS: \( V_S = \pm 5V \)

\( R_F = 250\Omega, R_L = 100\Omega, \) and \( G = +2, \) (Figure 1 for AC performance only), \( R_F = 25\Omega \) for \( G = +1, \) unless otherwise noted.

#### AC PERFORMANCE (Figure 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Guaranteed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small-Signal Bandwidth</td>
<td></td>
<td>( +25^\circ C )</td>
<td>( +25^\circ C)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( 0^\circ C ) to</td>
<td>( -40^\circ C ) to</td>
</tr>
<tr>
<td>G = +1, ( V_O = 0.5Vp-p, R_F = 25\Omega )</td>
<td>400</td>
<td>200</td>
<td>190</td>
</tr>
<tr>
<td>G = +1, ( V_O = 0.5Vp-p, R_L = 10\Omega )</td>
<td>220</td>
<td>200</td>
<td>20</td>
</tr>
<tr>
<td>G = +10, ( V_O = 0.5Vp-p, R_L = 10\Omega )</td>
<td>30</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>G = +2, ( V_O = 5Vp-p, R_L = 10\Omega )</td>
<td>175</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G = +2, ( V_O = 5Vp-p, R_L = 10\Omega )</td>
<td>1800</td>
<td>1400</td>
<td>900</td>
</tr>
<tr>
<td>Gain Bandwidth Product</td>
<td>( G \geq 10 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth for 0.1dB Gain Flatness</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peaking at a Gain of +1</td>
<td>( V_O &lt; 0.5Vp-p )</td>
<td>4</td>
<td>db</td>
</tr>
<tr>
<td>Large-Signal Bandwidth</td>
<td>( G = +2, V_O = 5Vp-p )</td>
<td>175</td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>( G = +2, 4V ) Step</td>
<td>1800</td>
<td>1400</td>
</tr>
<tr>
<td>Rise/Fall Time</td>
<td>( G = +2, V_O = 0.5V ) Step</td>
<td>1.4</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>( G = +2, V_O = 4V ) Step</td>
<td>2.8</td>
<td>ns</td>
</tr>
<tr>
<td>Settling Time to 0.02%</td>
<td>( G = +2, V_O = 0 \geq 2V ) Step</td>
<td>12</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>( G = +2, V_O = 0 \geq 2V ) Step</td>
<td>8</td>
<td>ns</td>
</tr>
<tr>
<td>Harmonic Distortion</td>
<td>( G = +2, f = 5MHz, V_0 = 2Vp-p )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2nd Harmonic</td>
<td>( R_L = 100\Omega )</td>
<td>-80</td>
<td>dB</td>
</tr>
<tr>
<td>3rd Harmonic</td>
<td>( R_L = 100\Omega )</td>
<td>-90</td>
<td>dB</td>
</tr>
<tr>
<td></td>
<td>( R_L = 500\Omega )</td>
<td>-90</td>
<td>dB</td>
</tr>
<tr>
<td>Crossover</td>
<td>Input Referred, ( f = 5MHz ), All Hostile</td>
<td>-58</td>
<td>dB</td>
</tr>
<tr>
<td>Input Voltage Noise</td>
<td>( I &gt; 1MHz )</td>
<td>4.8</td>
<td>5.3</td>
</tr>
<tr>
<td>Input Current Noise</td>
<td>( I &gt; 1MHz )</td>
<td>2.5</td>
<td>2.8</td>
</tr>
<tr>
<td>Differential Gain</td>
<td>( G = +2, NTSC, V_O = 1.4Vp, R_L = 150\Omega )</td>
<td>0.05</td>
<td>%</td>
</tr>
<tr>
<td>Differential Phase</td>
<td>( G = +2, NTSC, V_O = 1.4Vp, R_L = 150\Omega )</td>
<td>0.03</td>
<td>deg</td>
</tr>
</tbody>
</table>

#### DC PERFORMANCE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Guaranteed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open-Loop Voltage Gain (( A_{OL} ))</td>
<td>( V_O = 0V, R_L = 100\Omega )</td>
<td>58</td>
<td>54</td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>( V_C = 0V )</td>
<td>( \pm 0.1 )</td>
<td>( \pm 0.5 )</td>
</tr>
<tr>
<td>Average Offset Voltage Drift</td>
<td>( V_C = 0V )</td>
<td>( \pm 8 )</td>
<td>( \pm 15 )</td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>( V_C = 0V )</td>
<td>( \pm 15 )</td>
<td>( \pm 20 )</td>
</tr>
<tr>
<td>Average Bias Current Drift (magnitude)</td>
<td>( V_C = 0V )</td>
<td>( \pm 0.1 )</td>
<td>( \pm 0.8 )</td>
</tr>
<tr>
<td>Average Offset Current Drift</td>
<td>( V_C = 0V )</td>
<td>( \pm 1 )</td>
<td>( \pm 1.2 )</td>
</tr>
</tbody>
</table>

#### INPUT

| Common-Mode Input Range (CMIR)          | \( V_C = \pm 1.0V \)               | \( \pm 3.5 \)  | \( \pm 3.4 \)    |
| Common-Mode Rejection Ratio (CMRR)      | \( V_C = \pm 1.0V \)               | \( 59 \)       | \( 56 \)        |
| Input Impedance                         | \( V_C = \pm 1.0V \)               | \( 3.2 \)      | \( 0.6 \)       |
| Differential-Mode                       | \( V_C = \pm 1.0V \)               | \( 190 \)      | \( 53 \)        |
| Common-Mode                            | \( V_C = \pm 1.0V \)               | \( 3.2 \)      | \( 0.9 \)       |

#### OUTPUT

| Voltage Output Swing                    | No Load                        | \( \pm 4.0 \) | \( \pm 3.8 \) |
|                                        | 100Ω Load                      | \( \pm 3.9 \) | \( \pm 3.7 \) |
| Current Output, Sourcing                | \( V_O = 0 \)                  | \( +190 \)   | \( +160 \)    |
| Current Output, Sinking                 | \( V_O = 0 \)                  | \( -150 \)   | \( -135 \)    |
| Closed-Loop Output Impedance            | \( G = +2, f = 100kHz \)       | 0.03        |                  |

#### DISABLE

| Disable Low                             | \( V_{CM} = 0V \) Each Channel | \( -300 \)  |
| Disable Time                            | 100                            | \( \mu A \)  |
| Enable Time                             | 100                            | \( \mu A \)  |
| Off Isolation                           | 100                            | \( \mu A \)  |
| Output Capacitance in Disable           | 4                              | \( \mu A \)  |
| Turn On Glitch                          | \( G = +2, R_L = 150\Omega \)  | 50          | \( \mu V \) |
| Turn Off Glitch                         | \( G = +2, R_L = 150\Omega \)  | 20          | \( \mu V \) |
| Enable Voltage                          | 3.3                            | 3.5         | \( \mu V \) |
| Disable Voltage                         | 1.8                            | 1.7         | \( \mu V \) |
| Control Pin Input Bias Current          | \( V_{CM} = 0V \)              | 100         |

#### POWER SUPPLY

| Specified Operating Voltage             | \( \pm 5 \)                    | \( V \)  |
| Maximum Operating Voltage Range         | \( \pm 6 \)                    | \( V \)  |
| Min Quiescent Current                   | \( V_O = \pm 5V \) Each Channel | \( 6.4 \) |
| Power Supply Rejection Ratio (+PSRR)     | \( V_O = \pm 5V \) Each Channel | \( 6.4 \) |

#### THERMAL CHARACTERISTICS

| Specified Operating Range U, E Package  | \( -40 \) to \(+85 \) °C |
| Thermal Resistance, \( r_{th} \)       | \( 100 \) °C/W           |
| E SSOP-16                              | \( 100 \) °C/W           |

**NOTES:**
1. Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit: junction temperature = Ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out-of-node. \( V_{CM} \) is the input common-mode voltage. (5) Tested < 3dB below minimum CMRR specification at ±CMIR limits.
### SPECIFICATIONS: $V_S = +5V$

$R_F = 250\Omega$, $R_L = 100\Omega$ to $V_S/2$, $G = +2$. (Figure 2 for AC performance only), $R_F = 25\Omega$ for $G = +1$, unless otherwise noted.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>OP3680E, U</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC PERFORMANCE (Figure 2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$G = +10$, $V_C &lt; 0.5V_{p-p}$</td>
<td>300</td>
</tr>
<tr>
<td>Gain Bandwidth Product</td>
<td>$G \geq 10$</td>
<td>250</td>
</tr>
<tr>
<td>Bandwidth for 0 dB Gain Flatness</td>
<td>$V_C &lt; 0.5V_{p-p}$</td>
<td>20</td>
</tr>
<tr>
<td>Large-Signal Bandwidth</td>
<td>$G = +2$, $V_C = 2V_{p-p}$</td>
<td>175</td>
</tr>
<tr>
<td>Slew Rate</td>
<td>$G = +2$, 2V Step</td>
<td>1000</td>
</tr>
<tr>
<td>Rise Time</td>
<td>$G = +2$, $V_C = 0.5V_{p-step}$</td>
<td>1.6</td>
</tr>
<tr>
<td>Fall Time</td>
<td>$G = +2$, $V_C = 2V_{step}$</td>
<td>2.0</td>
</tr>
<tr>
<td>Settling Time to 0.02%</td>
<td>$G = +2$, $V_C = 2V_{step}$</td>
<td>12</td>
</tr>
<tr>
<td>Harmonic Distortion</td>
<td>$G = +2$, 1f, $5MHz$, $V_C = 2V_{p-p}$</td>
<td></td>
</tr>
<tr>
<td>2nd Harmonic</td>
<td>$R_L = 100\Omega$</td>
<td>-70</td>
</tr>
<tr>
<td>3rd Harmonic</td>
<td>$R_L = 100\Omega$</td>
<td>-71</td>
</tr>
<tr>
<td>Input Voltage Noise</td>
<td>$f &gt; 1MHz$</td>
<td>5</td>
</tr>
<tr>
<td>Input Current Noise</td>
<td>$f &gt; 1MHz$</td>
<td>2.5</td>
</tr>
<tr>
<td>Differential Gain</td>
<td>$G = +2$, NTSC, $V_O = 1.4V_{p}$, $R_L = 150$ to $V_S/2$</td>
<td>0.06</td>
</tr>
<tr>
<td>Differential Phase</td>
<td>$G = +2$, NTSC, $V_O = 1.4V_{p}$, $R_L = 150$ to $V_S/2$</td>
<td>0.03</td>
</tr>
<tr>
<td>DC PERFORMANCE[4]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open-Loop Gain (A_{OL})</td>
<td>$V_O = 2.5V$, $R_L = 100\Omega$</td>
<td>58</td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>$V_{CM} = 2.5V$</td>
<td>±1.0</td>
</tr>
<tr>
<td>Average Offset Voltage Drift</td>
<td>$V_{CM} = 2.5V$</td>
<td>±0.1</td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>$V_{CM} = 2.5V$</td>
<td>+8</td>
</tr>
<tr>
<td>Average Bias Current (magnitude)</td>
<td>$V_{CM} = 2.5V$</td>
<td>±25</td>
</tr>
<tr>
<td>Input Offset Current</td>
<td>$V_{CM} = 2.5V$</td>
<td>±0.1</td>
</tr>
<tr>
<td>Average Offset Current Drift</td>
<td>$V_{CM} = 2.5V$</td>
<td>±0.1</td>
</tr>
<tr>
<td>INPUT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Least Positive Input Voltage</td>
<td>$V_{CM} = 2.5V$</td>
<td>1.5</td>
</tr>
<tr>
<td>Most Positive Input Voltage</td>
<td>$V_{CM} = 2.5V$</td>
<td>3.5</td>
</tr>
<tr>
<td>Common-Mode Rejection Ratio (CMRR)</td>
<td>$V_{CM} = 2.5V$</td>
<td>59</td>
</tr>
<tr>
<td>Input Impedance</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Differential-Mode</td>
<td>92</td>
<td></td>
</tr>
<tr>
<td>Common-Mode</td>
<td>2.2</td>
<td></td>
</tr>
<tr>
<td>OUTPUT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Most Positive Output Voltage</td>
<td>No Load</td>
<td>4</td>
</tr>
<tr>
<td>Least Positive Output Voltage</td>
<td>No Load</td>
<td>1</td>
</tr>
<tr>
<td>Current Output, Sourcing</td>
<td>$R_L = 100\Omega$, $2.5V$</td>
<td>+150</td>
</tr>
<tr>
<td>Current Output, Sinking</td>
<td>$R_L = 100\Omega$, $2.5V$</td>
<td>-110</td>
</tr>
<tr>
<td>Closed-Loop Output Impedance</td>
<td>$G = +2$, 1kHz</td>
<td>0.03</td>
</tr>
<tr>
<td>DISABLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power-Down Supply Current ($+V_S$)</td>
<td>$V_{DD} = 0V$, Each Channel</td>
<td>-250</td>
</tr>
<tr>
<td>Disable Time</td>
<td></td>
<td>100</td>
</tr>
<tr>
<td>Enable Time</td>
<td></td>
<td>25</td>
</tr>
<tr>
<td>Off Isolation</td>
<td></td>
<td>65</td>
</tr>
<tr>
<td>Output Capacitance in Disable</td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Turn On Glitch</td>
<td>$G = +2$, $R_L = 150\Omega$, $V_{IN} = V_S/2$</td>
<td></td>
</tr>
<tr>
<td>Turn Off Glitch</td>
<td>$G = +2$, $R_F = 150\Omega$, $V_{IN} = V_S/2$</td>
<td></td>
</tr>
<tr>
<td>Enable Voltage</td>
<td></td>
<td>3.3</td>
</tr>
<tr>
<td>Disable Voltage</td>
<td></td>
<td>1.8</td>
</tr>
<tr>
<td>Control Pin Input Bias Current</td>
<td>$V_{DD} = 0V$</td>
<td>100</td>
</tr>
<tr>
<td>POWER SUPPLY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specified Single Supply Operating Voltage</td>
<td></td>
<td>5</td>
</tr>
<tr>
<td>Maximum Single Supply Operating Voltage</td>
<td>$V_S = +5V$, Each Channel</td>
<td>12</td>
</tr>
<tr>
<td>Min Quiescent Current</td>
<td>$V_S = +5V$, Each Channel</td>
<td>5.1</td>
</tr>
<tr>
<td>Power Supply Rejection Ratio (+PSRR)</td>
<td>Input Referred</td>
<td>55</td>
</tr>
<tr>
<td>TEMPERATURE RANGE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Specification: $U$, $E$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U SO-16</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>E SSOP-16</td>
<td>100</td>
<td></td>
</tr>
</tbody>
</table>

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C guaranteed specifications. (3) Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature guaranteed specifications. (4) Current is considered positive out-of-node. $V_{CM}$ is the input common-mode voltage. (5) Tested < 3dB below minimum CMR specification at ±CMR limits.
ABSOLUTE MAXIMUM RATINGS

- Power Supply: ±6.5VDC
- Internal Power Dissipation: See Thermal Information
- Differential Input Voltage: ±1.2V
- Input Voltage Range: ±VS
- Storage Temperature Range: U, E: –40°C to +125°C
- Lead Temperature (soldering, 10s): +300°C
- Junction Temperature (TJ): +175°C

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PACKAGE/ORDERING INFORMATION

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE</th>
<th>PACKAGE DRAWING NUMBER</th>
<th>TEMPERATURE RANGE</th>
<th>PACKAGE MARKING</th>
<th>ORDERING NUMBER(1)</th>
<th>TRANSPORT MEDIA</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA3680E</td>
<td>SSOP-16 Surface Mount</td>
<td>322</td>
<td>–40°C to +85°C</td>
<td>OPA3680E</td>
<td>OPA3680E/250</td>
<td>Tape and Reel</td>
</tr>
<tr>
<td>OPA3680U</td>
<td>SO-16 Surface Mount</td>
<td>265</td>
<td>–40°C to +85°C</td>
<td>OPA3680U</td>
<td>OPA3680U/2K5</td>
<td>Rails</td>
</tr>
</tbody>
</table>

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of “OPA3680E/2K5” will get a single 2500-piece Tape and Reel.
TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$

At $T_A = +25^\circ C$, $G = +2$, $R_F = 250\Omega$, and $R_L = 100\Omega$, unless otherwise noted. See Figure 1.

SMALL-SIGNAL FREQUENCY RESPONSE

LARGE-SIGNAL FREQUENCY RESPONSE

SMALL-SIGNAL PULSE RESPONSE

LARGE-SIGNAL PULSE RESPONSE

LARGE-SIGNAL DISABLE/ENABLE RESPONSE

DISABLED FEEDTHROUGH vs FREQUENCY
TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)

At $T_A = +25^\circ C$, $G = +2$, $R_F = 250\Omega$, and $R_L = 100\Omega$, unless otherwise noted. See Figure 1.
TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$

At $T_A = +25^\circ C$, $G = +2$, $R_F = 250\Omega$, and $R_L = 100\Omega$, unless otherwise noted. See Figure 1.

![Graphs and diagrams depicting various performance metrics for OPA3680](image_url)
TYPICAL PERFORMANCE CURVES: $V_S = \pm 5V$ (Cont.)

At $T_A = +25^\circ C$, $G = +2$, $R_F = 250\Omega$, and $R_L = 100\Omega$, unless otherwise noted. See Figure 1.
TYPICAL PERFORMANCE CURVES: $V_S = +5V$

At $T_A = +25^\circ C$, $G = +2$, $R_F = 250 \Omega$, and $R_L = 100 \Omega$ to $V_S/2$, unless otherwise noted. See Figure 2.
TYPICAL PERFORMANCE CURVES: $V_S = +5V$ (Cont.)

At $T_A = +25^\circ C$, $G = +2$, $R_p = 402\, \Omega$, and $R_L = 100\, \Omega$ to $V_g/2$, unless otherwise noted. See Figure 2.
APPLICATIONS INFORMATION

WIDEBAND VOLTAGE FEEDBACK OPERATION

The OPA3680 provides an exceptional combination of high output power capability with a wideband, unity gain stable voltage feedback op amp using a new high slew rate input stage. Typical differential input stages used for voltage feedback op amps are designed to steer a fixed-bias current to the compensation capacitor, setting a limit to the achievable slew rate. The OPA3680 uses a new input stage which places the transconductance element between two input buffers, using their output currents as the forward signal. As the error voltage increases across the two inputs, an increasing current is delivered to the compensation capacitor. This provides very high slew rate (1800V/µs) while consuming relatively low quiescent current (6.4mA). This exceptional full power performance comes at the price of a slightly higher input noise voltage than alternative architectures. The 4.8nV/√Hz input voltage noise for the OPA3680 is exceptionally low for this type of input stage.

Figure 1 shows the DC-coupled, gain of +2, dual power supply circuit configuration used as the basis of the ±5V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground and the output impedance is set to 50Ω with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins, while output powers (dBm) are at the matched 50Ω load. For the circuit of Figure 1, the total effective load will be 100Ω || 498Ω. The disable control line is typically left open to guarantee normal amplifier operation. Two optional components are included in Figure 1. An additional resistor (100Ω) is included in series with the non-inverting input. Combined with the 25Ω DC source resistance looking back towards the signal generator, this gives an input bias current cancelling resistance that matches the 125Ω source resistance seen at the inverting input (see the DC Accuracy and Offset Control section). In addition to the usual power supply decoupling capacitors to ground, a 0.1μF capacitor is included between the two power supply pins. In practical PCB board layouts, this optional-added capacitor will typically improve the 2nd harmonic distortion performance by 3dB to 6dB.

Figure 2 shows the AC-coupled, gain of +2, single supply circuit configuration which is the basis of the +5V Specifications and Typical Performance Curves. Though not a “rail-to-rail” design, the OPA3680 requires minimal input and output voltage headroom compared to other very wideband voltage feedback op amps. It will deliver a 3Vp-p output swing on a single +5V supply with >150MHz bandwidth.

The key requirement of broadband single-supply operation is to maintain input and output signal swings within the useable voltage ranges at both the input and the output. The circuit of Figure 2 establishes an input midpoint bias using a simple resistive divider from the +5V supply (two 402Ω resistors). The input signal is then AC-coupled into the midpoint voltage bias. The input voltage can swing to within 1.5V of either supply pin, giving a 2Vp-p input signal range centered between the supply pins. The input impedance matching resistor (68Ω) used for testing is adjusted to give a 50Ω input load when the parallel combination of the biasing divider network is included. Again, an additional resistor (50Ω in this case) is included directly in series with the non-inverting input. This minimum recommended value provides part of the DC source resistance matching for the non-inverting input bias current. It is also used to form a simple parasitic pole to roll off the frequency response at very high frequencies (>500MHz) using the input parasitic capacitance to form a bandlimiting pole. The gain resistor (RG) is AC-coupled, giving the circuit a DC gain of +1, which puts the input DC bias voltage (2.5V) at the output as well. The

FIGURE 1. DC-Coupled, G = +2, Bipolar Supply, Specification and Test Circuit.

output voltage can swing to within 1V of either supply pin while delivering >100mA output current. A demanding 100Ω load to a midpoint bias is used in this characterization circuit. The new output stage circuit used in the OPA3680 can deliver large bipolar output currents into this midpoint load with minimal crossover distortion, as shown in the ±5V supply, Harmonic Distortion vs Supply Voltage plot.

**ANALOG DELAY LINE**

The diagram on the front page of this data sheet shows an analog delay line using the OPA3680. The first op amp buffers the delay line from the source, and can be used to establish the DC operating point if single +5V supply operation is desired. The last two sections provide an analog delay function given by Equation 1:

\[
\text{Delay} = \frac{2\tau}{1 + (2\pi f\tau)^2}, \text{ for each section} \quad (1)
\]

\[
\tau = RC
\]

where, \(f\) represents the frequency components of interest in the input signal. For input frequencies below \(0.39/2\pi \tau = 2.5\text{MHz}\) the delay will be within 15% of the desired value \((2\tau)\). The circuit on the front page gives a delay of 50ns per stage for a total delay of 100ns. Excellent pulse fidelity will be retained as long as the first 5 harmonics are delayed equally. For the circuit shown on the front page, the 5th harmonic should be \(\leq 2.5\text{MHz}/5\), which will support a square wave up to 500kHz, with good pulse response. The input rise and fall times also need to be \(\geq 0.30/2.5\text{MHz} = 120\text{ns}\) in order to keep the spectral energy within this 2.5MHz limit. Quicker rise or fall times will cause propagation delay errors and excessive pre-shoot.

Shorter delays may be implemented at higher frequencies by adjusting \(R\) and \(C\). To maintain bias current cancellation, it is best to simply reduce \(C\) without changing \(R\).

The 1pF capacitors limit the noise, while maintaining good pulse response. If desired, these two capacitors may be removed for circuits that produce less delay.

**INSTRUMENTATION DIFFERENTIAL AMPLIFIER**

Figure 4 shows an instrumentation differential amplifier based on the OPA3680. This application benefits from the OPA3680’s DC precision, common-mode rejection, high impedance input and low current noise. The resistors on the last (difference) amplifier were selected to keep the loads equal on the input stage op amps. The matched loads and a careful PC board layout can improve 2nd harmonic distortion at higher frequencies.

**BUFFERED 2 x 1 MULTIPLEXER**

Using two of the three channels in an OPA3680 to select one of two possible input signals, then using the 3rd to isolate the summing point and drive the load, will give a very flexible, wideband, multiplexing capability. Figure 5 shows one example of this where the two input stages have been set up for a gain of +2.

Summing the two output signals together at the output stage buffer’s non-inverting input through 400Ω resistors allows excellent isolation between the two channels to be maintained. When one channel is operating, the other will see an attenuated version of the active channel’s signal on its inverting node. In this circuit, that signal is attenuated by 20dB at this inactive inverting input—this will keep the swing low enough on the off channel to avoid parasitic turn on at that input stage. The desired signal is attenuated by 0.6V/V due to this resistor divider, then recovered by the gain set in the output stage.

One modification to this circuit would give a high speed switched gain. The same signal would be fed into both inputs and each amplifier would be set to a different gain.
FIGURE 5. Buffered 2-to-1 MUX.

FIGURE 6. Triple ADC Driver.

TRIPLE ADC DRIVER
Figure 6 shows the OPA3680 driving a triple ADC. Most ADC’s are defined for single +5V operation. The OPA3680 can be adapted to single +5V as well using the techniques described for Figure 2. The signal flowthrough pinout for the OPA3680 allows a higher signal fidelity through higher frequencies due to the simplified PC layout requirements.

WIDEBAND INTEGRATOR
The three unity-gain stable, voltage-feedback amplifiers in the OPA3680 may be used to develop an exceptional integrator function, as shown in Figure 7. This circuit effectively multiplies the open-loop gain using two of the amplifiers and uses the 3rd to provide an input impedance buffering and low output impedance over broad frequencies required for proper operation. The interstage attenuator (resistive divider into the last stage non-inverting input) shown in Figure 6 is critical to maintaining stability. This circuit can deliver a 90° phase shift over a 5-decade frequency span.

FIGURE 7. Wideband Integrator.
FIGURE 8. State Variable Filter.

STATE VARIABLE FILTER

Figure 8 shows a state variable filter using the OPA3680. This active filter is quite useful for high Q filter responses, and will produce lowpass, highpass, bandpass, notch and allpass functions. The filter response is:

\[
\frac{V_{OUT}}{V_{IN}} = -\frac{s^2(\alpha) + \frac{s\omega_{GBP}}{Q_P} (\beta - \chi) + \omega_P^2 (\delta)}{s^2 + \frac{s\omega_{GBP}}{Q_P} + \omega_P^2}
\]

(2)

\[\omega_P = \frac{1}{RC}\]

The desired filter frequency response is achieved by the correct selection of the feed-forward components at the input.

The resistor \(R_{ISO}\) isolates the last op amp and the input driver from capacitive loading problems when \(\alpha > 0\). To ensure good performance, make sure that:

\[
\frac{\omega_P}{2\pi} \leq \begin{cases} 
\frac{f_{GBP}}{20Q_P}, & Q_P > 1 \\
\frac{f_{GBP}}{20}, & Q_P \leq 1 
\end{cases}
\]

(3)

where, \(f_{GBP}\) is the OPA3680’s gain bandwidth product (300MHz).

DESIGN-IN TOOLS

DEMONSTRATION BOARDS

PC boards are available to assist in the initial evaluation of circuit performance using the OPA3680. They are available free as an unpopulated PC board delivered with descriptive documentation. The summary information for the boards is shown below:

<table>
<thead>
<tr>
<th>PRODUCT</th>
<th>PACKAGE</th>
<th>BOARD PART NUMBER</th>
<th>LITERATURE REQUEST NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPA3680E</td>
<td>16-Lead SSOP</td>
<td>DEM-OPA368xE</td>
<td>MKT-354</td>
</tr>
<tr>
<td>OPA3680U</td>
<td>SO-16</td>
<td>DEM-OPA368xU</td>
<td>MKT-364</td>
</tr>
</tbody>
</table>

Contact the Burr-Brown Applications support line (1-800-548-6132) to request this board (ask for the desired literature number).

MACROMODELS

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model for the OPA680 is available through either the Burr-Brown Internet web page (http://www.burr-brown.com). These models do a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion, temperature performance or dG/d\(\phi\) characteristics. These models do not attempt to distinguish between the package types in their small-signal AC performance.
OPERATING SUGGESTIONS

OPTIMIZING RESISTOR VALUES

Since the OPA3680 is a unity-gain stable, voltage-feedback op amp, a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a non-inverting unity gain follower application, the feedback connection should be made with a 25Ω resistor, not a direct short. This will isolate the inverting input capacitance from the output pin and improve the frequency response flatness. Usually, for G > 1 applications, the feedback resistor value should be between 100Ω and 1.5kΩ. Below 100Ω, the feedback network will present additional output loading which can degrade the harmonic distortion performance of the OPA3680. Above 1.5kΩ, the typical parasitic capacitance (approximate 0.2pF) across the feedback resistor may cause unintentional band-limiting in the amplifier response.

A good rule of thumb is to target the parallel combination of R_F and R_G (Figure 1) to be less than approximately 125Ω. The combined impedance R_F || R_G interacts with the inverting input capacitance, placing an additional pole in the feedback network and thus, a zero in the forward response. Assuming a 3pF total parasitic on the inverting node, holding R_F || R_G < 125Ω will keep this pole above 400MHz. By itself, this constraint implies that the feedback resistor R_F can increase to several kΩ at high gains. This is acceptable as long as the pole formed by R_F and any parasitic capacitance appearing in parallel with it is kept out of the frequency range of interest.

BANDWIDTH VS GAIN: NON-INVERTING OPERATION

Voltage-feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the non-inverting signal gain (also called the Noise Gain, or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90°, as it does in high gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit a more complex response with lower phase margin. The OPA3680 is compensated to give a slightly peaked response in a non-inverting gain of 2 (Figure 1). This results in a typical gain of +2 bandwidth of 220MHz, far exceeding that predicted by dividing the 300MHz GBP by 2. Increasing the gain will cause the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At a gain of +10, the 30MHz bandwidth shown in the TypicalSpecifications agrees with that predicted using the simple formula and the typical GBP of 300MHz.

Frequency response in a gain of +2 may be modified to achieve exceptional flatness simply by increasing the noise gain to 2.5. One way to do this, without affecting the +2 signal gain, is to add a 453Ω resistor across the two inputs in the circuit of Figure 1. A similar technique may be used to reduce peaking in unity gain (voltage follower) applications. For example, by using a 250Ω feedback resistor along with a 250Ω resistor across the two op amp inputs, the voltage follower response will be similar to the gain of +2 response of Figure 2. Further reducing the value of the resistor across the op amp inputs will further dampen the frequency response due to increased noise gain.

The OPA3680 exhibits minimal bandwidth reduction going to single supply (+5V) operation as compared with ±5V. This is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

INVERTING AMPLIFIER OPERATION

Since the OPA3680 is a general purpose, wideband voltage feedback op amp, all of the familiar op amp application circuits are available to the designer. Inverting operation is one of the more common requirements and offers several performance benefits. Figure 9 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration.

![FIGURE 9. Gain of –2 Example Circuit.](image)

In the inverting configuration, three key design consideration must be noted. The first is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace or other transmission line conductor), R_G may be set equal to the required termination value and R_F adjusted to give the desired gain. This is the simplest approach and results in optimum bandwidth and noise performance. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting R_G to 50Ω for input matching eliminates the need for R_M but requires a 100Ω feedback resistor. This has the interesting
advantage that the noise gain becomes equal to 2 for a 50Ω source impedance—the same as the non-inverting circuits considered above. However, the amplifier output will now see the 100Ω feedback resistor in parallel with the external load. In general, the feedback output will now see the 100Ω feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 100Ω to 1.5kΩ range. In this case, it is preferable to increase both the RM and RG values as shown in Figure 9 and then achieve the input matching impedance with a third resistor (RM) to ground. The total input impedance becomes the parallel combination of RG and RM.

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 9, the RM value combines in parallel with the external 50Ω source impedance, yielding an effective driving impedance of 50Ω || 84.5Ω = 31.4Ω. This impedance is added in series with RG for calculating the noise gain (NG). The resultant NG is 2.6 for Figure 9, as opposed to only 2 if RM could be eliminated as discussed above. The bandwidth will therefore be slightly lower for the gain of –2 circuit of Figure 9 than for the gain of +2 circuit of Figure 1.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistor on the non-inverting input (RB). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (Input Offset Current) • RB. If the 50Ω source impedance is DC-coupled in Figure 9, the total resistance to ground on the inverting input will be 155Ω. Combining this in parallel with the feedback resistor gives the RB = 95.6Ω used in this example. To reduce the additional high frequency noise introduced by this resistor, it is sometimes bypassed with a capacitor. As long as RB < 350Ω, the capacitor is not required since the total noise contribution of all other terms will be less than that of the op amp’s input noise voltage. As a minimum, the OPA3680 requires an RB value of 50Ω to damp out parasitic-induced peaking—a direct short to ground on the non-inverting input runs the risk of a very high frequency instability in the input stage.

**OUTPUT CURRENT AND VOLTAGE**

The OPA3680 provides output voltage and current capabilities that are unsurpassed in a low cost monolithic op amp. Under no-load conditions at +25°C, the output voltage typically swings closer than 1V to either supply rail; the guaranteed swing limit is within 1.2V of either rail. Into a 15Ω load (the minimum tested load), it is guaranteed to deliver more than ±135mA.

The specifications described above, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage • current, or V-I product, which is more relevant to circuit operation. Refer to the “Output Voltage and Current Limitations” plot in the Typical Performance Curves. The X and Y axes of this graph show the zero-voltage output current limit and the zero-current output voltage limit, respectively. The four quadrants give a more detailed view of the OPA3680’s output drive capabilities, noting that the graph is bounded by a “Safe Operating Area” of 1W maximum internal power dissipation for a single channel. Superimposing resistor load lines onto the plot shows that the OPA3680 can drive ±2.5V into 25Ω or ±3.5V into 50Ω without exceeding the output capabilities or the 1W dissipation limit. A 100Ω load line (the standard test circuit load) shows the full ±3.9V output swing capability, as shown in the typical specifications.

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold startup will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their VBE’s (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This will not normally be a problem since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground. **However, shorting the output pin directly to the adjacent positive power supply pins will, in most cases, destroy the amplifier.** If additional short-circuit protection is required, consider a small series resistor in the power supply leads. Under heavy output loads, this will reduce the available output voltage swing. A 5Ω series resistor in each power supply lead will limit the internal power dissipation to less than 1W for an output short circuit while decreasing the available output voltage swing only 0.5V for up to 100mA desired load currents. Always place the 0.1µF power supply decoupling capacitors after these supply current limiting resistors directly on the supply pins.

**DRIVING CAPACITIVE LOADS**

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an A/D converter—including additional external capacitance which may be recommended to improve A/D linearity. A high speed, high open-loop gain amplifier like the OPA3680 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier’s open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity and/or distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This does not eliminate the pole from the loop
response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The Typical Performance Curves show the recommended $R_S$ versus capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2pF can begin to degrade the performance of the OPA3680. Long PC board traces, unmatched cables, and connections to multiple devices can easily exceed this value. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA3680 output pin (see Board Layout Guidelines).

The criterion for setting this $R_S$ resistor is a maximum bandwidth, flat frequency response at the load. For the OPA3680 operating in a gain of +2, the frequency response at the output pin is already slightly peaked without the capacitive load requiring relatively high values of $R_S$ to flatten the response at the load. Increasing the noise gain will reduce the peaking as described previously. The circuit of Figure 10 demonstrates this technique, allowing lower values of $R_S$ to be used for a given capacitive load. This was used to generate the Recommended $R_S$ versus Capacitive Load plots.

![Figure 10. Capacitive Load Driving with Noise Gain Tuning.](image)

This gain of +2 circuit includes a noise gain tuning resistor across the two inputs to increase the noise gain, increasing the unloaded phase margin for the op amp. Although this technique will reduce the required $R_S$ resistor for a given capacitive load, it does increase the noise at the output. It also will decrease the loop gain, slightly decreasing the distortion performance. If, however, the dominant distortion mechanism arises from a high $R_S$ value, significant dynamic range improvement can be achieved using this technique.

**DISTORTION PERFORMANCE**

The OPA3680 provides good distortion performance into a 100Ω load on ±5V supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads and/or operating on a single ±5V supply.

The distortion plots show which changes in operation will improve distortion. Increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network; in the non-inverting configuration (Figure 1) this is sum of $R_F + R_G$, while in the inverting configuration (Figure 9), it is just $R_F$. Also, providing an additional supply decoupling capacitor (0.1µF) between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing increases intermodulation distortion directly. The new output stage used in the OPA3680 actually holds the difference between fundamental power and the 3rd-order intermodulation powers relatively constant with increasing output power until very large output swings are required (> 4Vp-p). The 3rd-order spurious levels are extremely low at low output power levels. The output stage continues to hold them low even as the fundamental power reaches very high levels. As the Typical Performance Curves show, the spurious intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental power level increases, the dynamic range does not decrease significantly. For 2 tones centered at 20MHz, with 10dBm/tone into a matched 50Ω load (i.e., 2Vp-p for each tone at the load, which requires 8Vp-p for the overall two-tone envelope at the output pin), the Typical Performance Curves show 57dBc difference between the test tone powers and the 3rd-order intermodulation spurious powers. This exceptional performance improves further when operating at lower frequencies.

**NOISE PERFORMANCE**

High slew rate, unity gain stable, voltage feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The 4.8nV/√Hz input voltage noise for the OPA3680 is, however, much lower than comparable amplifiers. The input-referred voltage noise, and the two input-referred current noise terms, combine to give low output noise under a wide variety of operating conditions. Figure 11 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or pA/√Hz.

![Figure 11. Op Amp Noise Analysis Model.](image)
The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 4 shows the general form for the output noise voltage using the terms shown in Figure 11.

\[ E_O = \sqrt{\left(E_{N1}^2 + (I_{B1}R_S)^2 + 4kTR_S\right)NG^2 + (I_{B1}R_F)^2 + 4kTR_FNG} \]

Dividing this expression by the noise gain \((NG = (1+R_F/R_G))\) will give the equivalent input-referred spot noise voltage at the non-inverting input, as shown in Equation 5:

\[ E_N = \frac{\sqrt{\left(E_{N1}^2 + (I_{B1}R_S)^2 + 4kTR_S + \left(\frac{I_{B1}R_F}{NG}\right)^2 + 4kTR_FNG}}}{NG} \]

Evaluating these two equations for the OPA3680 circuit and component values shown in Figure 1 will give a total output spot noise voltage of 11nV/√Hz and a total equivalent input spot noise voltage of 5.5nV/√Hz. This is including the noise added by the bias current cancellation resistor (100Ω) on the non-inverting input. This total input-referred spot noise voltage is only slightly higher than the 4.8nV/√Hz specification for the op amp voltage noise alone. This will be the case as long as the impedances appearing at each op amp input are limited to the previously recommended maximum value of 125Ω. Keeping both \((R_F || R_G)\) and the non-inverting input source impedance less than 125Ω will satisfy both noise and frequency response flatness considerations. Since the resistor-induced noise is relatively negligible, additional capacitive decoupling across the bias current cancellation resistor \((R_B)\) for the inverting op amp configuration of Figure 9 is not required.

**DC ACCURACY AND OFFSET CONTROL**

The balanced input stage of a wideband voltage feedback op amp allows good output DC accuracy in a wide variety of applications. The power supply current trim for the OPA3680 gives even tighter control than comparable products. Although the high speed input stage does require relatively high input bias current (typically 14μA out of each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. The total output offset voltage may be considerably reduced by matching the DC source resistances appearing at the two inputs. This reduces the output DC error due to the input bias currents to the offset current times the feedback resistor. Evaluating the configuration of Figure 1, using worst-case +25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to:

\[ \pm(NG \cdot V_{OS(MAX)}) \pm (R_F \cdot I_{OS(MAX)}) \]

\[ = \pm(2 \cdot 4.5mV) \pm (250Ω \cdot 0.7μA) \]

\[ = \pm9.2mV \]

A fine scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques eventually reduce to adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be non-inverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the non-inverting input may be considered. However, the DC offset voltage on the summing junction will set up a DC current back into the source which must be considered. Applying an offset adjustment to the inverting op amp input can change the noise gain and frequency response flatness. For a DC-coupled inverting amplifier, Figure 12 shows one example of an offset adjustment technique that has minimal impact on the signal frequency response. In this case, the DC offsetting current is brought into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

![Figure 12. DC-Coupled, Inverting Gain of –2 with Offset Adjustment](image-url)
DISABLE OPERATION

The OPA3680 provides an optional disable feature on each channel that may be used either to reduce system power or to implement a simple channel multiplexing operation. If the DIS control pin of each channel is left unconnected, the OPA3680 will operate normally. To disable, the control pin must be asserted LOW. Figure 13 shows a simplified internal circuit for the disable control feature available on each channel.

In normal operation, base current to Q1 is provided through the 110kΩ resistor, while the emitter current through the 15kΩ resistor sets up a voltage drop that is inadequate to turn on the two diodes in Q1’s emitter. As \( V_{\text{DIS}} \) is pulled LOW, additional current is pulled through the 15kΩ resistor eventually turning on those two diodes (≈100uA). At this point, any further current pulled out of \( V_{\text{DIS}} \) goes through those diodes holding the emitter-base voltage of Q1 at approximately zero volts. This shuts off the collector current out of Q1, turning the amplifier off. The supply current in the disable mode are only those required to operate the circuit of Figure 13. Additional circuitry ensures that turn-on time occurs faster than turn-off time (make-before-break).

When disabled, the output and input nodes go to a high impedance state. If the OPA3680 is operating in a gain of +1, this will show a very high impedance at the output and exceptional signal isolation. If operating at a gain greater than +1, the total feedback network resistance \( R_{\text{f}} + R_{\text{O}} \) will appear as the impedance looking back into the output, but the circuit will still show very high forward and reverse isolation. If configured as an inverting amplifier, the input and output will be connected through the feedback network resistance \( R_{\text{f}} + R_{\text{O}} \) and the isolation will be very poor as a result.

One key parameter in disable operation is the output glitch when switching in and out of the disabled mode. Figure 14 shows these glitches for the circuit of Figure 1 with the input signal at 0V. The glitch waveform at the output pin is plotted along with the DIS pin voltage.

The transition edge rate \( (dv/dt) \) of the DIS control line will influence this glitch. For the plot of Figure 14, the edge rate was reduced until no further reduction in glitch amplitude was observed. This approximately 1V/ns maximum slew rate may be achieved by adding a simple RC filter into the DIS pin from a higher speed logic line. If extremely fast transition logic is used, a 1kΩ series resistor between the logic gate and the DIS input pin will provide adequate bandlimiting using just the parasitic input capacitance on the DIS pin while still ensuring adequate logic level swing.

THERMAL ANALYSIS

Due to the high output power capability of the OPA3680, heatsinking or forced airflow may be required under extreme operating conditions. Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature \( T_{\text{j}} \) is given by \( T_{\text{A}} + P_{\text{D}} \cdot \theta_{\text{JA}} \). The total internal power dissipation \( P_{\text{D}} \) is the sum of quiescent power \( P_{\text{DQ}} \) and additional power dissipated in the output stage \( P_{\text{DL}} \) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. \( P_{\text{DL}} \) will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar supplies). Under this condition, \( P_{\text{DL}} = V_{S}^{2}/(4\cdot R_{L}) \) where \( R_{L} \) includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.

As a worst-case example, compute the maximum \( T_{\text{j}} \) using an OPA3680E in the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C and driving a grounded 100Ω load.

\[
P_{\text{D}} = 10V \cdot 21mA + 3\cdot[52/(4\cdot(100\Omega || 500\Omega))] = 435mW
\]

Maximum \( T_{\text{j}} = +85°C + (0.44W\cdot100°C/W) = 129°C \)
This worst-case condition is still well within rated maximum $T_J$ for this 100Ω load. Heavier loads may, however, exceed the 175°C maximum junction temperature rating. Careful attention to internal power dissipation is required and perhaps airflow considered under extreme conditions.

**BOARD LAYOUT GUIDELINES**

Achieving optimum performance with a high frequency amplifier like the OPA3680 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

a) **Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

b) **Minimize the distance** (< 0.25") from the power supply pins to high frequency 0.1µF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow ground and power traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. An optional supply decoupling capacitor (0.1µF) across the two power supplies (for bipolar operation) will improve 2nd harmonic distortion performance. Larger (2.2µF to 6.8µF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

c) **Careful selection and placement of external components will preserve the high frequency performance of the OPA3680.** Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values > 1.5kΩ, this parasitic capacitance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 250Ω feedback used in the typical performance specifications is a good starting point for design. Note that a 25Ω feedback resistor, rather than a direct short, is suggested for the unity gain follower application. This effectively isolates the inverting input capacitance from the output pin that would otherwise cause an additional peaking in the gain of +1 frequency response.

d) **Connections to other wideband devices** on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set $R_S$ from the plot of Recommended $R_S$ vs Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an $R_S$ since the OPA3680 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an $R_S$ are allowed as the signal gain increases (increasing the unloaded phase margin) If a long trace is required, and the 6dB signal loss intrinsic to a doubly terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA3680 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA3680 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of Recommended $R_S$ vs Capacitive Load. This will not preserve signal integrity as well as a doubly terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.
INPUT AND ESD PROTECTION

The OPA3680 is built using a very high speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute Maximum Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies as shown in Figure 15.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g., in systems with ±15V supply parts driving into the OPA3680), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.

FIGURE 15. Internal ESD Protection.
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party’s products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated